

CuGaSe₂ / c-Si Tandem solar cell exceeding 1 Volt V_{OC} with passivating tunnel junction

A. Rivalland¹, C. Seron², P. Bellanger², S. Dubois², L. Arzel¹, N. Barreau¹

¹Université de Nantes, CNRS, Institut des Matériaux Jean Rouxel, IMN, F-44000 Nantes, France

²CEA, Liten, INES, 73375 Le Bourget-du-Lac, France

contact@ : adrien.rivalland@cnrs-imn.fr

Outline

Introduction & Context


CuGaSe₂ (CGSe) growth studies

CuGaSe₂ / c-Si tandem solar cell

Conclusion


CONTEXT: toward a tandem industry

Conversion efficiency road map for c-Si based solar modules



Market share prediction for c-Si based solar modules


Different cell technology



CONTEXT: CGSe close to be ideal

CGSe :

- record efficiency = 11.9%¹ (Univ. Uppsala)
- top cell required efficiency (tandem >25%) = 13.5%²





- ➔ Improve the CGSe crystalline quality
- ➔ Use a better candidate as buffer layer
- ➔ Optimize as top cell on silicon or TCO for 2-T tandem cell


Top-cell: CGSe growth studies

Deposition by co-evaporation

on ITO





on c-Si



Deposition on c-Si

Surface roughness effects




CGSe thin film deposited on



Mirror-polished Si wafer



KOH-polished wafer

KOH-textured wafer



Analysis: SEM images

Surface roughness effects





KOH-polished wafer or mirror-polished wafer:

OBSERVATION: good morphology:

- no cracks,
- uniform thin film,
- large grains,
- good adhesion

Surface roughness effects





KOH-textured Silicon wafer

OBSERVATION:

- voids,
- non-uniformity
- small grains,
- poor adhesion

Surface roughness effects





KOH-textured Silicon wafer

OBSERVATION:

- voids,
- non-uniformity
- small grains,
- **poor adhesion**

Deposition on c-Si / ITO




OBSERVATION: good morphology:

- no cracks,
- uniform thin film,
- large grains,
- no adhesion problem

Conclusions on growth condition

With KOH-polished Si wafer


CGSe on Si




Conclusions on growth condition

With KOH-polished Si wafer

CGSe on Si



CGSe on Si / ITO



CGSe / c-Si tandem solar cell

Two possible routes



p-type c-Si
(bottom cell absorber)

ITO recombination layer

p-type c-Si
(bottom cell absorber)

Si Tunnel junction


Two possible routes



ITO recombination layer

Si Tunnel junction


Two possible routes




ITO recombination layer

Si Tunnel junction

Two possible routes




ITO recombination layer




Si Tunnel junction

Two possible routes




ITO recombination layer




Si Tunnel junction

Two possible routes




ITO recombination layer




Si Tunnel junction

Two possible routes





ITO recombination layer




Si Tunnel junction


Two possible routes



Two possible routes




ITO recombination layer




Si Tunnel junction

Two possible routes




ITO recombination layer



Si Tunnel junction



Results



Higher J_{sc} and efficiency with
tunnel junction

	V_{oc} (V)	J_{sc} (mA/cm ²)	FF (%)	Eff. (%)
ITO	1.15	8.0	56.5	5.2
tunnel	1.15	15.1	43.7	7.6

Results





Higher J_{sc} and efficiency with **tunnel junction**

« ITO » Top cell back contact :
lower carrier collect

	V_{oc} (V)	J_{sc} (mA/cm ²)	FF (%)	Eff. (%)
ITO	1.15	8.0	56.5	5.2
tunnel	1.15	15.1	43.7	7.6

Results




Higher J_{sc} and efficiency with **tunnel junction**



« ITO » Top cell back contact :
lower carrier collect

	V_{oc} (V)	J_{sc} (mA/cm ²)	FF (%)	Eff. (%)
ITO	1.15	8.0	56.5	5.2
tunnel	1.15	15.1	43.7	7.6



TEM analysis ITO / CGSe interface





TEM analysis ITO / CGSe interface





TEM analysis ITO / CGSe interface



TEM analysis ITO / CGSe interface




TEM analysis ITO / CGSe interface




Interpretation:
- formation of a GaO_x interface

Tandem cell with ITO degradation




Tandem cell with ITO
CGSe back contact :
lower carrier collect

Tandem cell with ITO degradation



Tandem cell with ITO
CGSe back contact :
lower carrier collect





ITO / CGSe interface :
Formation of a GaOx interface

Conclusions & Perspectives

Tandem developments:

- Two functional tandem architectures had been made: **with ITO** and **with tunnel junction**

- **Tunnel**: proof of concept and higher tandem efficiency
- **ITO**: further development to avoid GaOx formation



Thank you for your attention



Région
PAYS DE LA LOIRE



Tunnel junction analysis by ECV

POLY-SI (B)/PIII (P)

